

A Low Power and Area Efficient Symmetric Stacking Counter

[¹] Cline Babu, [²] Manju Priya, [³] E.Ramya

[¹] ME VLSI Design Schloar, SVS College of Engineering, Coimbatore, Tamilnadu-642109

[²] Assistant Professor, Department of ECE SVS College of Engineering, Coimbatore, Tamilnadu-642109

[³] Assistant Professor, Department of ECE, SNS College of technology, Coimbatore-641006

Abstract: - A very high speed, power and area efficient counter is required in many applications viz. digital memories, ADCs, DACs, microcontroller circuits, frequency dividers, frequency synthesizer etc. Less area, high speed and low power consumption may be met by reducing the size of hardware. Hence, as the applications are increasing, demand for smaller size and longer life batteries increases. This project derives area, power and speed efficient structure counter based on a VLSI design. It uses multiplexer based full adder circuit, which group all of the "1" bits together. In the proposed structure, one XOR block in the conventional full adder is replaced by a multiplexer block so that the critical path delay is minimized. Proposed system is coded in Verilog and simulated using Xilinx 12.1.

Keywords: - xor Block; Critical path; Multiplexer.

I. INTRODUCTION

Very-Large-Scale Integration (VLSI) is the process of creating an Integrated Circuit (IC) by combining thousands of transistors into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The microprocessor is a VLSI device. Before the introduction of VLSI technology, most ICs had a limited set of functions they could perform. An electronic circuit might consist of a CPU, ROM, RAM and other glue logic. VLSI lets IC designers add all of these into one chip. The electronics industry has achieved a phenomenal growth over the last few decades, mainly due to the rapid advances in large scale integration technologies and system design applications. With the advent of very large scale integration (VLSI) designs, the number of applications of integrated circuits (ICs) in high-performance computing, controls, telecommunications, image and video processing, and consumer electronics has been rising at a very fast pace.

II. LITERATURE SURVEY

Design Of 8-4 And 9-4 Compressors For high Speed Multiplication Marimuthu, R., Dhruv Bansal, S. Balamurugan and P.S. Mallick presents higher order compressors which can be effectively used for high speed multiplications. The proposed compressors offer less delay and area. But the Energy Delay Product (EDP) is slightly higher than lower order compressors. The performance of

8×8, 16×16 and 24×24 multipliers using the proposed higher order compressors has been compared with the same multipliers using lower order compressors and found that the new structures can be used for high speed multiplications.

Low-Voltage Low-Power Cmos Full Adder

D.Radhakrishnan presents a Low-voltage low-power CMOS full adder. Low power design of VLSI circuits has been identified as a critical technological need in recent years due to the high demand for portable consumer electronics products. In this regard many innovative designs for basic logic functions using pass transistors and transmission gates have appeared in the literature recently. These designs relied on the intuition and cleverness of the designers, without involving formal design procedures. Hence, a formal design procedure for realizing a minimal transistor CMOS pass network XOR-XNOR cell. That is fully compensated for threshold voltage drop in MOS transistors, is presented. This new cell can reliably operate within certain bounds when the power supply voltage is scaled down, as long as due consideration is given to the sizing of the MOS transistors during the initial design step. A low transistor count full adder cell using the new XOR-XNOR cell is also presented.

III. EXISTING SYSTEM

FAST BINARY COUNTERS BASED ON SYMMETRIC STACKING

Christopher Fritz and Adly T. Fam presents a binary counter design is proposed. It uses 3-bit stacking circuits, which group all of the “1” bits together, followed by a novel symmetric method to combine pairs of 3-bit stacks into 6-bit stacks. The bit stacks are then converted to binary counts, producing 6:3 counter circuits with no xor gates on the critical path. This avoidance of xor gates results in faster designs with efficient power and area utilization. In VLSI simulations, the proposed counters are faster than existing parallel counters and also consume less power than other higher order counters. Additionally, using the proposed counters in existing counter-based Wallace tree multiplier architectures reduces latency and power consumption




Figure: Three-Bit Stacker Circuits

Given inputs X_0 , X_1 , and X_2 , a 3-bit stacker circuit will have three outputs Y_0 , Y_1 , and Y_2 such that the number of “1” bits in the outputs is the same as the number of “1” bits in the inputs, but the “1” bits are grouped together to the left followed by the “0” bits. It is clear that the outputs are then formed by


$$Y_0 = X_0 + X_1 + X_2$$

$$Y_1 = X_0X_1 + X_0X_2 + X_1X_2$$

$$Y_2 = X_0X_1X_2.$$

Namely, the first output will be “1” if any of the inputs is one, the second output will be “1” if any two of the inputs are one, and the last output will be one if all three of the inputs are “1.” The Y_1 output is a majority function and can be implemented using one complex CMOS gate. The 3-bit stacking circuit is shown in Figure.

Figure Counter Based On Symmetric Stacking



The symmetric stacking method can be used to create a 7:3 counter as well. The 7:3 counters are desirable as they provide a higher compression ratio. The design of the 7:3 counter involves computing outputs for C_1 and C_2 assuming both $X_6 = 0$ (which matches the 6:3 counter) and assuming $X_6 = 1$. We compute the S output by adding one additional XOR gate.

If $X_6 = 1$, then $C_1 = 1$ if the count of X_0, \dots, X_5 is at least 1 but less than 3 or 5, which can be computed as

$$C_1 = (H_0 + I_0)J_0 \overline{J_1} J_2 + H_2 I_1 + H_1 I_2.$$

Also, $C_2 = 1$ if the count of X_0, \dots, X_5 is at least 3

$$C_2 = J_0 J_1 J_2.$$

Both versions of C_1 and C_2 are computed and a mux is used to select the correct version based on X_6 . Note that this design therefore has muxes on the critical path. The 7:3 counter design is shown in Figure.

IV PROPOSED SYSTEM




Figure: Proposed Full Adder


This can be implemented by using second MUX with XOR output as selection line. Since XOR employs most of the power consumption in the adder circuit, by reducing number of XOR gates, power consumption of the full adder can be reduced. The proposed full adder is applied into array multiplier reduction stage to validate the effectiveness. In array structure the partial products is divided into certain levels. In each level, whenever there are three bits, full adder has to be used. Out of the three inputs, one input and its complement is provided as inputs to the first multiplexer. The other two inputs are given to XOR gate, the output of which will act as a select line to both the multiplexers. The inputs of the second multiplexer are, the bits other than the carry bit. This unique way of designing leads to the reduction of the switching activity, which in turn reduces the power. In addition to this, the critical path delay is also reduced compared to the existing designs discussed in literature, which leads to reduction in delay and thus increasing the speed. Operation of the proposed full adder can be explained as follows:

- a) When both B and C are zero or one, sum = A;
- b) When either of B or C is one and another is zero, sum=A;
- c) When both B and C are zero or one, carry= B;

When either of B or C is one and another is zero, carry=A;

V SIMULATION RESULTS

1. Conventional Counter Output



**International Journal of Engineering Research in Electronics and Communication
Engineering (IJERECE)
Vol 5, Issue 4, April 2018**

Environment:		System Settings	*Final Timing Score:	
Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slices		4	900	
Number of 4 input LUTs		8	1520	
Number of bonded IOBs		10	66	
Detailed Reports				
Report Name	Status	Generated	Errors	Warnings
Synthesis Report	Current	Fri Sep 22 09:28:57 2017	0	4 Warnings (4 new)
Translation Report	Out of Date	Thu Sep 14 12:35:15 2017		
Map Report	Out of Date	Thu Sep 14 12:35:29 2017		
Place and Route Report	Out of Date	Thu Sep 14 12:35:54 2017		

VI CONCLUSION

In this brief, a design method for area effective and speed efficient counter is designed and simulated. A binary counter based on a novel symmetric bit Sum and carry calculation approach is proposed. We showed that this counting method can be used to implement 6:3 and 7:3 counters, which can be used in any binary multiplier circuit to add the partial products. We demonstrated that 6:3 counters implemented with this NFA technique achieve higher speed than other higher order counter designs while reducing power consumption. Lower area, high speed and low power consumption may met by reducing size of hardware. Hence as the applications are increasing, demand for smaller size and longer life batteries increases. This project derives area, power and speed efficient structure counter for VLSI designing as the size of chip is reducing day by day. It uses mux based full adder circuit, which group all of the "1" bits together. In the proposed structure, one XOR block in the conventional full adder is replaced by a multiplexer block so that the critical path delay is minimized. Proposed system coded in Verilog and simulated using Xilinx 12.1

REFERENCES

1. Christopher Fritz and Adly T. Fam, "Fast Binary Counters Based on Symmetric Stacking", 2017 IEEE.
2. C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. Electron. Comput., vol. EC-13, no. 1, pp. 14–17, Feb. 1964.
3. L. Dadda, "Some schemes for parallel multipliers," Alta Freq., vol. 34, pp. 349–356, May 1965.
4. Z. Wang, G. A. Jullien, and W. C. Miller, "A new design technique for column compression multipliers," IEEE Trans. Comput., vol. 44, no. 8, pp. 962–970, Aug. 1995.
5. M. Mehta, V. Parmar, and E. Swartzlander, "High-speed multiplier design using multi-input counter and compressor circuits," in Proc. 10th IEEE Symp. Comput. Arithmetic, Jun. 1991, pp. 43–50.
6. S. Asif and Y. Kong, "Design of an algorithmic wallace multiplier using high speed counters," in Proc. IEEE Comput. Eng. Syst. (ICCES), Dec. 2015, pp. 133–138.
7. S. Veeramachaneni, L. Avinash, M. Krishna, and M. B. Srinivas, "Novel architectures for efficient (m, n) parallel counters," in Proc. 17th ACM Great Lakes Symp. VLSI, 2007, pp. 188–191.
8. S. Veeramachaneni, K. M. Krishna, L. Avinash, S. R. Puppala, and M. B. Srinivas, "Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors," in Proc. 20th Int. Conf. VLSI Design Held Jointly 6th Int. Conf. Embedded Syst. (VLSID), Jan. 2007, pp. 324–329.
9. V. G. Oklobdzija, D. Villeger, and S. S. Liu, "A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach," IEEE Trans. Comput., vol. 45, no. 3, pp. 294–306, Mar. 1996.
10. S. Asif and Y. Kong, "Analysis of different architectures of counter based Wallace multipliers," in Proc. 10th Int. Conf. Comput. Eng. Syst. (ICCES), Dec. 2015, pp. 139–144.
11. J. Gu and C.-H. Chang, "Low voltage, low power (5:2) compressor cell for fast arithmetic circuits," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2, Apr. 2003, pp. 661–664.
12. K. Prasad and K. K. Parhi, "Low-power 4-2 and 5-2 compressors," in Proc. Conf. Rec. 35th Asilomar Conf. Signals, Syst. Comput., vol. 1, Nov. 2001, pp. 129–133.
13. I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA, USA: A. K. Peters, 2002.
14. M. Rouholamini, O. Kavehie, A.-P. Mirbaha, S. J. Jasbi, and K. Navi, "A new design for 7:2 compressors," in Proc. IEEE/ACS Int. Conf. Comput. Syst. Appl., May 2007, pp. 474–478.

**International Journal of Engineering Research in Electronics and Communication
Engineering (IJERECE)
Vol 5, Issue 4, April 2018**

- 15.A. Dandapat, S. Ghosal, P. Sarkar, and D. Mukhopadhyay, "A 1.2-ns 16×16 -bit binary multiplier using high speed compressors," Int. J. Elect. Electron. Eng., vol. 4, no. 3, pp. 234–239, 2010.
- 16.G. Naveen Balaji, S. Chenthur Pandian, D. Rajesh "High Performance Triplex Adder Using CNTFET" International Journal of Trend in Scientific Research and Development, Vol.1, No. 5, pp: 368-373, ISSN 2456 - 6470
- 17.G. Naveen Balaji, S. Chenthur Pandian, S. Giridharan, S. Shobana, J. Gayathri "Dynamic and Non-Linear Charge Transfer Through Opto-Deportation by Photovoltaic Cell" International Journal of Trend in Scientific Research and Development, Vol. 1, No. 5, pp: 486-492, ISSN 2456 - 6470
- 18.G. Naveen Balaji, S. Karthikeyan, M. Merlin Asha "0.18 μ m CMOS Comparator for High-Speed Applications" International Journal of Trend in Scientific Research and Development, Vol. 1, No. 5, pp: 671-674, ISSN 2456 - 6470
- 19.G. Naveen Balaji, K. Saravanan, R. Poorani, T. Vishnu Priya, R. Reka Raj "Advanced Security System using PIC through Bluetooth" International Journal of Trend in Scientific Research and Development, Vol. 1, No. 5, pp: 675-685, ISSN 2456 - 6470
- 20.G. Naveen Balaji, N.V. Hari Suriya, S. Anand Vikash, S. Arun Kumar, R. Arun, "Gasoline Purity Meter Using Peripheral Interface Controller for Automobile Applications" International Journal of Engineering and Technical Research (IJETR), Vol. 7, No.10, pp:46-55, ISSN: 2321-0869
- 21.G. Naveen Balaji, S.Chenthur Pandian, "Design for Testability of Kipbond Logic" "Perspectivas em Ci\u00eancia da Informa\u00e7\u00e3o" (Annexure - I), School of Information Science of the Federal University of Minas Gerais (UFMG), Vol. 22, No. SP.01, pp: 261-284, ISSN 1413-9936
- 22.G. Naveen Balaji, V. Nandhini, S. Mithra, N. Priya , R. Naveena, "IOT Based Smart Crop Monitoring in Farm Land", Imperial Journal of Interdisciplinary Research (IJIR) Vol. 4, No. 1, pp: 88-92, ISSN: 2454-1362
- 23.G. Naveen Balaji, N. V. Hari Suriya, "Effective Badminton Coaching Schema using PIC16F887 Microcontroller", International Journal of Trend in Scientific Research and Development, Vol. 2, No. 2, pp: 178 – 182, ISSN 2456 - 6470
- 24.G. Naveen Balaji, S. Chenthur Pandian, "Power Analysis of a Transmission Gate based Scan Flip Flop", International Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 4, Issue 11, November 2017, pp:48-53, ISSN: 2394-6849
- 25.P.Malini, T.Poovika, P.Shanmugavadivu, G.Naveen Balaji, "Design of High Speed 8 Bit Carry Look Ahead Logic for Arithmetic Operations", International Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 4, Issue 12, December 2017, pp:59-62, ISSN: 2394-6849
- 26.G. Naveen Balaji, S. Chenthur Pandian, D. Rajesh "A survey on effective Automatic Test Pattern Generator for self-checking Scan - BIST VLSI circuits" International Research Journal of Engineering and Technology, Vol. 3, Issue 5 (May 2016) pp: 645-648, ISSN: 2395 -0056
- 27.G.Naveen Balaji, V.Aathira, K. Ambhikavathi, S. Geethiga, R. Havin "Combinational Circuits Using Transmission Gate Logic for Power Optimization" International Research Journal of Engineering and Technology, Vol. 3, Issue 5 (May 2016) pp: 649-654, ISSN: 2395 -0056
- 28.R. ArunSekar, G. Naveen Balaji, A. Gautami, B. Sivasankari "High Efficient Carry Skip Adder in various Multiplier Structures" Advances in Natural and Applied Sciences (Annexure II), Vol. 10 Issue 14 (Special) (Oct 2016) pp: 193-197, ISSN: 1995-0772
- 29.M. Srinivasaperumal, K. Boopathi Raja, G. Naveen Balaji, E. Christina Dally "Concurrent Node Recovery From Failure In Wireless Sensor-Actor Networks" KARI Research Journal, Vol. 1 Issue 4 (Oct - Dec 2016) pp: 28-33, ISSN: 2456-6136
- 30.G. Naveen Balaji, V. Narayanan, V.S. Nivash "Low Power and High performance JK Flip – Flop using 45 nm Technology" International Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 3, Issue 10, October 2016, pp:26-29, ISSN: 2394-6849