

# Simulation Of Bridgeless Resonant Pseudo boost PFC Rectifier

<sup>[1]</sup>Rajesh AV <sup>[2]</sup> Kannan suresh, <sup>[3]</sup>Renjith G <sup>[4]</sup>Amina E, <sup>[5]</sup>Arya MG <sup>[6]</sup>Arya MK <sup>[7]</sup>Veena M <sup>[1]</sup> <sup>[2]</sup> <sup>[3]</sup> Assistant Professors, <sup>[4]</sup> <sup>[5]</sup> <sup>[6]</sup> <sup>[7]</sup>, B.Tech scholors,

Department of EEE, College of Engineering, Perumon.

rajeshraj28@gmail.com aminaillias2012@gmail.com

*Abstract-* Proposed Pseudoboost rectifier is used for natural power factor correction due to their advantages of less componen4t count, high power density,less conduction loss and high efficiency. Power supplies with active power factor correction (PFC) techniques are becoming necessary for many types of electronic equipment to meet harmonic regulation and standards. This paper compared with conventional topology because of absence of input diode bridge and the presence of only one diode in the current path, thus improved the thermal management. To achieve an automatic power factor correction close to unity the topology work in resonant mode , which have the additional advantages such as zero- current turn- on in active switches and Zero- current turn-off in the output diodes which reduce complexity of the circuit. MATLAB/SIMULINK is used to obtain the simulation.

Keywords: Power factor correction (PFC), Bridgeless rectifier, Total harmonic distortion(THD)

# I. INTRODUCTION

Active power factor correction techniques are necessary adopted in telecommunication and computer industries to meet harmonic regulation and standards. Modern electronic equipment does not represent a completely passive load to the AC mains or power line. Most electronic systems now use one or more switch mode power converters that will tend to draw current from the power line in a non sinusoidal fashion. This input current characteristic results in current and possibly voltage distortions that can create problems with other equipment connected to the power line and degrade the capability of the mains. These problems have led to the creation of design standards for the purpose of limiting the allowable harmonic distortion on the power line. Fortunately, solutions are available for meeting these standards. These solutions are referred to as Power Factor Correction (PFC) techniques. Conventional PFC scheme has lower efficiency due to significant losses in the diode bridge.Most of the PFC rectifiers utilize a boost converter at their front end. However, a conventional PFC scheme has lower efficiency due to significant losses in the diode bridge. Which leads a

significant conduction loss, caused by the forward voltage drop across the bridge diode, would degrade the converters efficiency, especially at a low line input voltage.

Bridgeless PFC circuit allows the current to flow through the minimum number of switching devices.

Previous PFC converters have drawbacks such as high component count, components are not fully utilized over whole ac line cycle, complex controlled output voltage is always higher than peak input voltage, lack of galvanic isolation and due to floating ground, some topologies require additional diodes and/or capacitors to minimize EMI. Inorder to overcome these problems proposed topology with two semiconductors in current conduction path during each switching cycle is presented. The proposed topology has low component count, single control signal and non floating output.

Proposed topology operates in discontinuous conduction mode for low power application. It has one less component than Totem-pole bridgeless PFC boost rectifier. The proposed topology not be consider as an "ideal" automatic current shaper, since the input current

is not directly propotional to input voltage for a constant duty cycle.

# II. REVIEW OF PRESENT POWER FACTOR CORRECTION STAGE

For Active power factor correction, the standard rectifier employing a diode bridge followed by a filter capacitor gives unacceptable performances. Thus, many efforts are being done to develop interface systems which improve the power factor of standard electronic loads. Among three basic power converter topologies (boost, buck and buck-boost), the boost converter is the one most suitable for power factor correction applications. This is because the



inductor is in series with the line input terminal through the diode rectifier, which gives lower line current ripple and continuous input current can be obtained with an average current mode. As a result, a small line input filter can be used. The buck-boost and yback converters are able to control the average line input current. However, the power handling capability is smaller because of its higher voltage and current stresses. Therefore, the boost converter is currently the most popular PFC topology.

A conventional PFC Boost rectifier consists of AC input voltage source, bridge rectifier with diodes input inductor, controllable switch, diode, filter capacitor, and load resistance. An important advantage of this topology is that continuous current is present at both the input and the output of the converter. Disadvantages of the conventional Boost converter are a high number of reactive components and high current stresses on the switch, and the diode. During each switching cycle, the current flows through three semiconductor devices. As a result, a significant conduction loss, caused by the forward voltage drop across the bridge diode.



A bridgeless PFC rectifier allows the current to flow through a minimum number of switching devices compared to the conventional Boost rectifier. It also reduces the converter conduction losses and which improves the efficiency and reducing the cost.

# III. PRINCIPLE OF OPERATION

The bridgeless pseudoboost rectifier designed to operate in discontinuous-conduction mode (DCM) during the switch turn-on interval and in resonant mode during the switch turn off intervals. Moreover, the two power switches Q1 and Q2 can be driven by the same control signal, which significantly simplifies the control circuitry. However, an isolated gate drive is required for the power switch Q1.



Fig 2 Proposed pseudo boost converter

There are four modes of operation in DCM. The first stage( $t_0$ - $t_1$ ) starts when the switch Q1 is turned-on. The body Diode of Q2 is forward biased by the inductor current  $i_{L1}$  Diode D1 is reverse biased by the voltage across C1, while D2 is reverse biased by the voltages Vc1 + Vo. In this stage, the current through inductor L1 increases linearly with the input voltage, while the voltage across capacitor C1 remains constant at voltage vx.

During the second stage [t1, t2] when switch Q1 is turned OFF and diode D2 is turned ON simultaneously providing a path for the inductor currentsiL1. As a result, diode D1 remains reverse biased during this interval. The series tank consisting of L1 and C1 are excited by the input voltage Vac through diode  $D_2$ . The stage ends when the resonant current iL1 reaches zero and diode D2 turns OFF with zero current. During this stage, capacitor C1 is charged until it reaches a peak value.

During the third stage [t2,t3] During this stage diode D1 is forward biased to provide a path during the negative cycle of the resonating inductor current iL1. This stage ends when the inductor current reaches zero. Thus, during this stage diode D1 is switched ON and OFF under zero current conditions. Assuming the constant input voltage over a switching period, the capacitor is discharged until it reaches a voltage Vx.

During the fourth stage [t3,t4] switches are in their off state. The inductor current is zero, while the capacitor voltage remains constant.

The resonant mode achieves an automatic PFC close to unity in a simple and effective manner. The resonant mode operation gives additional advantages such as zero current turn on in the active power switches, zero current turn off in the output diode and reduces the complexity of the control circuitry.

#### IV. DESIGN PROCEDURE

In pseudoboost rectifier  $V_{ac}=13V$ ,  $V_0=24V$ ,

 $P_{out}$ =115W and  $f_s$ =50kHz.

The equations are derived from the base quantities such as Base voltage=Output voltage,  $V_o$  (1)

Base impedence=
$$Z_0 = \sqrt{\frac{L_1}{C_1}}$$
 (2)

Base current=
$$\frac{V_0}{Z_0}$$

Base frequency,

$$Fr = \frac{\omega_r}{2\pi} = \frac{1}{2\pi\sqrt{L_1C_1}} \tag{4}$$

The circuit components are designed by assuming the efficiency as 100%.

1. The voltage conversion ratio,

(3)



$$M = \frac{Vo}{V_m} = \frac{d_1}{\sqrt{2K}} = \sqrt{\frac{RL}{2R_e}}$$

Since, 
$$R_e = \frac{2L_1}{d_1^2 T_s}$$

The value of M is obtained by

$$M = \frac{V_0}{V_m} = \frac{24}{\sqrt{2}*13} = 1.305$$
(7)

2. For ensuring the DCM operation, the normalised switching frequency must be less than one. So for that F is chosen as 0.8

(5)

(9)

(12)

(6)

3. The diamensionless conduction parameter,

$$K = \frac{2L_1}{R_L T_s}$$
(8)

$$K < \frac{1}{2} \times (\frac{f}{\pi})^2 = K_{cr}$$

From these the value of critical inductance required to maintain DCM operation is

$$L_1 \le \frac{R_L T_s}{4} \times (\frac{f}{\pi})^2 \tag{10}$$

4. The value of resonant capacitance can be calculated from(4)

$$C_{1} = \frac{1}{L_{1}(2\pi fr)^{2}} = 65nF$$
(11)

The switch duty cycle,  $d_1=M \operatorname{sqrt}(2K)=0.4$ 

5. Input power factor

$$PF = \frac{(P_{in(t)})_{TL}}{V_{ac, rmsIac, RMS}}.$$
(13)

6. The line current distortion is represented by the factor total harmonic distortion (THD).THD is the ratio of harmonic contents to the fundamental contents. It can be calculated by using the relation

$$THD = \frac{\sqrt{\sum_{n=2}^{\infty} I^{2}a_{ac, rms(n)}}}{I_{ac, rms(1)}} \qquad (14)$$

The total harmonic distortion and power factor can be related as

$$THD = \sqrt{\left(\frac{\cos(\theta_1)}{PF}\right)^2 - 1}$$
(15)

TABLE 1: PARAMETERS

Parameters	Values
Tank Inductor,L <sub>1</sub>	100uH
Tank Capacitor,C <sub>1</sub>	65nF
Filter Inductor, L <sub>F</sub>	1mH
Filter capacitor,C <sub>F</sub>	1uF
Output Filter,C <sub>0</sub>	470uF

### V. SIMULATION RESULT AND TOPOLOGY COMPARISON

The pseudo boost converter has been simulated using MATLAB.The input and output specifications are,  $V_{ac} = 13V$ ,  $V_o = 24V$ , and  $f_s = 50$ KHz.The duty cycle is selected as 40%. MATLAB simulation is used for the analysis of the circuit.The current in the inductor  $L_1$  consist of ripple. In order to filtering the ripple current a small high frequency input filter is introduced in the circuit.From the simulation result it can be observed that the switch Q1 turns on under zero current condition.



Fig 3: Simulation of proposed pseudoboost converter Fig shows the input current of a conventional boost



Fig3(a) : input current of the boost rectifier Fig shows the output current and voltage wave form of conventional boost



Fig3(b) : output waveform of Boost converter



Compared to conventional boost PFC converters the proposed pseudo boost converters suffer from high voltage stress on the MOSFET switches and the capacitor at high lines. The high switching stress result in high switching losses. Thus the current reduces and conduction loss decreases.

Fig shows input current and voltage o psudoboost rectifier



Fig3(c):input current &voltage of pseudoboost



# Fig 3 (d) Output Wave form of pseudo boost

But for low line, the current drawn from the main is very high. As a result coduction loss increases but the voltage stress across the capacitor and switches reduces. Thus for the circuit the overall component losses that is switching and conducting losses balance out at high and low line voltages



Fig3(e) : THD of Boost rectifier

THD of conventional boost converter is 105.5% of fundamental. Thus power factor of the boost converter is reduced.



Fig3(f) : THD of pseudoboost rectifier

In proposed pseudoboost topology in closed loop configuration will gives a THD of 19.86% of fundamental. Thus power factor improved than conventional

In order to filtering the ripple current a small high frequency input filter is introduced in the circuit. Select the filter inductance as  $L_f=1$  mH and filter capacitance as  $C_f=1uF$ . The simulated voltage and current waveform of the proposed converter under full load condition in given in the fig:.3.From fig3 it is clear that the input voltage and input line current. The voltage and current wave form of the MOSFET switch Q1 is given in the fig3(h).From the simulation result it can be observed that the switch Q1 turns on under zero current condition.The fig3(g) represents the voltage and current waveform across the diode D1 and that of D2 .From fig it is clear that both the diodes will turn off under zero current condition.



Fig 3(g): input voltage and current waveform of diode



The voltage and current waveform across MOSFET Q1of pseudoboost rectifier is shown below.



Fig 3(h): Voltage & Current waveform of Q1

# VI. CONCLUSION

The design procedure of the bridgeless resonant pseudoboost converter is analysed. From the MATLAB simulink model and the simulation waveforms obtained are presented. From the simulation results we can see the power factor of 0.9808 is obtained that is almost close to unity. The converter topology were simulated and tested using MATLAB Simulink environment.

# REFERENCES

[1]J.MarcosAlonso,J.Vina,D.G.Vaquero,G.Martinez,and R.Osorio,"Analysiss and design of the integrated double buck-boost converter as a high-power factor driver for driver for power-LED lamps,"*IEEE Trans.Ind.Electron.*, vol.59,no.4,pp.1689 1696,Apr.2012.

[2] S.K. Kiand D.D.Lu,"Implementation of an efficient transformer less single-stage single- switch AC/DC converter,"*IEEE Trans.Ind.Electron.*, vol.57,no.12,pp.4095-4104,Dec.2010.

[3]H.J.Chiu,Y.K.Lo,H.C.Lee,S.J.Cheng,

Y.C.Yan, C.Y.Lin, T.H. Wang, and S.C.Mou, "AA Singlestage soft-switching flyback converter for power-factorcorrectionapplications," *IEEETrans. Ind. Electron.*, vol.57, no. 6, pp.2187-2190 Jun.2010.

[4]Y.JangandM.M.Jovanovic,"Bridgeless high-power-factor buck converter,"*IEEE Trans.Power Electron.*,vol.26,no.2,pp.602-611,Feb.2011.

[5]Z.Chen,J.Xu,G.Zhou,and F.Zhang,"Analysis of bridgeess pseudo-boost PFC Converter ,"in Proc.IEEE Int.Symp.Ind.Electron.,May 2012.

[6] D.D.Chuan Lu and W.Wang,"Bridgeless power factor correction circuits with voltage-doubler configuration,"presented at the *IEEE Int.Conf.Power Electronic* and Drive Systems,Singapore,Dec.2011. [7]C.M Wang,"A novel single-stage high-power-factor electronic ballast with symmetrical half-bridge topology,"*IEEE Trans.Ind.Electron.*, vol.55, no.2, pp.969-972, Feb. 2008.

[8]R.W.Erickson and D.Maksimovic, in Fundamentals of PowerElectronics, M.A.Norwell, Ed., 2<sup>nd</sup>ed.Norwell, MA, USA :Kluwer, 2001.

[9]B.A.Mather and D.Maksimovic,"A simple digital powerfactor correction rectifier,"IEEE *Trans.PowerElectron.*,vol.26,no.1,pp.919,Jan.2011.

[10]J.C.Tsai,C.L.Ni,C.L.Chen,Y.T.Chen,C.Y.Chen,and K.H.Chen,"Triple loop modulation (TLM) for high reliability and efficiency in a power factorcorrection(PFC)system,"*IEEE Trans.Powerrelectron* .,vol.28,no.7,pp.3447-3458,July.2013.