

International Journal of Engineering Research in Electrical and Electronic Engineering (IJEREEE) Vol 2, Issue 8, August 2016

# Multilevel STATCOM of Cascaded Two-Level Inverter for High-Power Applications

<sup>[1]</sup> K.Venkatesh, <sup>[2]</sup> P.Suresh Babu <sup>[3]</sup> N.Sreeramulu Reddy
 <sup>[1][2][3]</sup> Assistant Professor Department of Electrical Engineering,
 Annamacharya Institute of Technology and Sciences, Rajampet-516126

*Abstract:* -- A simple static VAR compensating scheme using a cascaded two-level inverter-based multilevel inverter is proposed. The topology consists of two standard two-level inverters connected in cascade through open-end windings of a three-phase transformer. The dc-link voltages of the inverters are regulated at different levels to obtain four-level operation. the performance of the proposed scheme under balanced and unbalanced supply-voltage conditions. Further, stability behavior of the topology is investigated. The dynamic model is developed and transfer functions are derived. The system behavior is analyzed for VARious operating conditions

*Index Terms*— DC-link voltage balance, active power oscillation damping, flicker attenuation, multilevel inverter, power quality, static compensator (STATCOM).

### I. INTRODUCTION

The application of flexible ac transmission systems controllers such as static compensator and static synchronous series compensator is increasing in power systems. This is due to their ability to stabilize the transmission systems and to improve the power quality in distribution systems. STATCOM is popularly accepted as a reliable reactive power controller replacing conventional VAR compensators, such as the thyristor switched capacitor and thyristor controlled reactor.

Generally in high power applications of VAR compensation is achieved using multilevel inverters. These inverters consist of a large number of dc sources which are usually realized by capacitors. Hence, the converters draw a small amount of active power to maintain dc voltage of capacitors and to compensate the losses in the converter. However, due to mismatch in conduction and switching losses of the switching devices, the capacitors voltages are unbalanced.

Cascade H-bridge is the most popular for static VAR compensation. The control of individual dclink voltage of the capacitors is difficult. Static VAR compensation by cascading conventional multilevel two level inverters is an attractive solution for high-power applications. One of the advantages of this topology is that by maintaining asymmetric voltages at the dc links of the inverters the number of levels in the output voltage waveform can be increased. The overall control is simple compared to conventional multilevel inverters. A three-level inverter and two level inverter are connected on either side of the transformer low voltage winding. In three-level operation is obtained by using standard two-level inverters. The dc-link voltage balance between the inverters is affected by the reactive power supplied to the grid. The topology uses standard two-level inverters to achieve multilevel operation. The dc-link voltages of the inverters are regulated at asymmetrical levels to obtain four-level operation. To verify the efficacy of the proposed control strategy, the simulation study is carried out for balanced and unbalanced supplyvoltage conditions.

#### II. CASCADED TWO-LEVEL INVERTER BASED MULTILEVEL STATCOM

A cascaded two-level inverter-based multilevel STATCOM using standard two level inverters. The inverters are connected on the low voltage side of the transformer and the high voltage side is connected to the grid. The dc-link voltages of the inverters are maintained constant and modulation indices are controlled to achieve the required objective. The proposed control scheme is derived from the ac side of the equivalent circuit which is shown in Fig. 3.

$$\frac{d\dot{d}_{a}}{dt} \\ \frac{d\dot{d}_{b}}{dt} \\ \frac{d\dot{d}_{c}}{dt} \\ \frac{d\dot{d}_{c}}{dt} \\ \end{bmatrix} = \begin{bmatrix} \frac{-r}{L} & 0 & 0 \\ 0 & \frac{-r}{L} & 0 \\ 0 & 0 & \frac{-r}{L} \end{bmatrix} \begin{bmatrix} \dot{i}_{a} \\ \dot{i}_{b} \\ \dot{i}_{c} \end{bmatrix} + \frac{1}{L} \begin{bmatrix} v_{a} - (e_{a1} - e_{a2}) \\ v_{b} - (e_{b1} - e_{b2}) \\ v_{c} - (e_{c1} - e_{c2}) \end{bmatrix}$$
(1)



**ISSN (Online) 2395-2717** 

## International Journal of Engineering Research in Electrical and Electronic

Engineering (IJEREEE)

Vol 2, Issue 8, August 2016

Equation (1) represents the mathematical model of multilevel STATCOM in the stationary reference frame. This model is transformed to the synchronously rotating reference frame [14]. The  $d \square q$  axes reference voltage components of the converter

converter 
$$e_d^*$$
 and  $e_q^*$  are controlled as  
 $e_d^* = -x_1 + \omega L \dot{i}_q' + v_d'$  (2)  
 $e_q^* = -x_2 - \omega L \dot{i}_d' + v_q'$  (3)

The synchronously rotating frame is aligned with source voltage vector so that the q -component of the source voltage 'q v is made zero. The control parameters 1 x and 2 x are controlled as follows.

$$x_{1} = \begin{pmatrix} k_{p1} + \frac{k_{i1}}{s} \end{pmatrix} \begin{pmatrix} * & i' \\ d & -i' \\ d \end{pmatrix}$$
(4)  
$$x_{2} = \begin{pmatrix} k_{p2} + \frac{k_{i2}}{s} \end{pmatrix} \begin{pmatrix} * & i' \\ q & -i' \\ q \end{pmatrix}$$
(5)

The d-axis reference current \* di is obtained as



Fig. 1. Power system and the STATCOM model

#### A. Control Strategy

The control block diagram is shown in Fig. 4. The unit signals  $\cos \Box t$  and  $\sin \Box t$  are generated from the phaselocked loop (PLL) using three-phase supply voltages [14]. The converter currents are transformed to the synchronous rotating reference frame using the unit signals. The switching frequency ripple in the converter current components is eliminated using a low-pass filter (LPF). From

$$\begin{pmatrix} * \\ v_{dc1}^* + v_{dc2}^* \end{pmatrix}$$
 and  $i_q^*$  loops the controller

For the cascaded inverter. With these reference voltages, the inverter supplies the desired reactive current and draws required active current to regulate

total dc-link voltage 
$$v_{dc1}^* + v_{dc2}^*$$

However, this will not ensure that individual dc-link voltages are controlled at their respective reference values. Hence, additional control is required to regulate individual dc-link voltages of the inverters.



Fig. 2. Cascaded two-level inverter-based multilevel STATCOM

**B.** DC-Link Balance Controller

The resulting voltage of the cascaded converter can

The resulting voltage of the cascaded converter can

be given as 
$$e_1 \angle \delta$$
 where  $e_1 = \sqrt{e_d^2 + e_q^2}$  and  $\delta = \tan^{-1}((e_q)/(e_d))$  The active power transfer

between the source and inverter depends on  $\delta$  and is usually small in the inverters supplying var to the



International Journal of Engineering Research in Electrical and Electronic

Engineering (IJEREEE)

Vol 2, Issue 8, August 2016

grid [1]. Hence,  $\delta$  can be assumed to be proportional to  $e_q$ . Therefore the q – axis reference voltage component of invertex-2  $e_{q2}^*$  is derived to control the dc-link voltage of inverter-2 as



The q – axis reference voltage component of inverter-1  $e_{q1}^*$  is obtained as

$$e_{q1}^* = e_q^* - e_{q2}^*$$
 (8)

The dc-link voltage of inverter-2  $v_{dc2}$  is controlled at 0.366 times the dc-link voltage of inverter-1  $v_{dc1}$ [9]. It results in four-level operation in the output voltage and improves the harmonic spectrum. Expressing dc-link voltages of inverter-1 and inverter-2 in terms of total dc-link voltage  $v_{dc}$  as

$$v_{dc1} = 0.732 v_{dc}$$
 (9)  
 $v_{dc2} = 0.268 v_{dc}$  (10)

Since the dc-link voltages of the two inverters are regulated the reference  $d \square$  axis voltage component *e* is

divided in between the two inverters in proportion to their respective dc-link voltage as

$$e_{d1} = 0.732 e_d^*$$
 (11)  
 $e_{d2} = 0.268 e_d^*$  (12)

#### C. Unbalanced Conditions

0

Network voltages are unbalanced due to asymmetric faults or unbalanced loads [16]. As a result, negative sequence voltage appears in the supply voltage. This causes a double supply frequency component in the dclink voltage of the inverter. This double frequency component injects the third harmonic component in the ac side [17]. Moreover, due to negative-sequence voltage, large negative sequence current flows through the inverter which may cause the STATCOM to trip [16]. Therefore, during unbalance, the inverter voltages are controlled in such a way that either negative-sequence current flowing into the inverter is eliminated or reduces the unbalance in the grid voltage. In the latter case, STATCOM needs to supply large currents since the interfacing impedance is small. This may lead to tripping of the converter.

The negative-sequence reference voltage components

of the inverter  $e_{dn}^*$  and  $e_{qn}^*$  are controlled similar to positive-sequence components in the negative synchronous rotating frame as [18]

$$\dot{e}_{dn}^{*} = -x_{3} + (-\omega L)\dot{i}_{qn} + \dot{v}_{dn}^{'}$$
 (13)

$$e_{qn}^{*} = -x_4 - (-\omega L)\dot{i}_{dn} + \dot{v}_{qn}$$
 (14)

**ISSN (Online) 2395-2717** 

International Journal of Engineering Research in Electrical and Electronic

**Engineering** (**IJEREEE**)





Fig. 4. Control block diagram. where  $v_{dn}$ ,  $v_{qn}$  are d-q axes negative-

sequence voltage components of the supply  $i_{qn}$  and  $i_{dn}^*$  are d-q axes negative-sequence current components of the inverter, respectively. The control parameters  $x_3$  and  $x_4$  are controlled as follows

$$x_{3} = \left(k_{p5} + \frac{k_{i5}}{s}\right) \left(i_{dn}^{*} - i_{dn}^{'}\right)$$
(15)  
$$x_{4} = \left(k_{p6} + \frac{k_{i6}}{s}\right) \left(i_{qn}^{*} - i_{qn}^{'}\right)$$
(16)

#### **III. STABILITY ANALYSIS**

Considering the dc side of the two inverters in Fig. 3, the complete dynamics of the system are derived in the Appendix. The transfer function

$$\begin{split} \Delta \hat{v}_{dc1}(s) / \Delta \hat{v} \, \delta_1(s) & \text{is as follows and the transfer} \\ \text{function} \\ \Delta \hat{v}_{dc2}(s) / \Delta \hat{\delta}_2(s) & \text{is} \\ \\ \frac{\Delta \hat{v}_{dc1}(s)}{\Delta \hat{\delta}_1(s)} &= \frac{num_1(s)}{den(s)} \\ \\ \frac{\Delta \hat{v}_{dc2}(s)}{\Delta \hat{\delta}_2(s)} &= \frac{num_2(s)}{den(s)} \end{split}$$
(17)

The transfer function  $\Delta \hat{v}_{dc1}(s) / \Delta \hat{v} \delta_1(s)$  for

 $i_{qo} = 1.02$  p.u., (capacitive mode) is given in From (17), it can be observed that all poles as well as all zeros lie on the left half of the s-plane for this operating condition.

Fig.5. shows the frequency response of the transfer function

 $\Delta \hat{v}_{dc1}(s) / \Delta \hat{v} \delta_1(s)$  for the same operating

condition. From the figure, it can be observed that the

system has sufficient gain and phase margins for this

operating condition. Fig. 6 shows an enlarged root

locus of the transfer function  $\Delta \hat{v}_{dc1}(s) / \Delta \hat{v} \delta_1(s)$ 

when STATCOM is in inductive mode of operation. The reactive component

qo i is set at 0.75 p.u. and proportional gain p k is VARied from 0 to 10. It can be seen that all poles lie on the left half of the s-plane for this case as well. However, one zero shift to the right half and three zeros lie on the left half of the plane. Moreover it can be seen that closed-loop poles of the system shift to the right half of the s-plane for high controller gains.

## **IV. SIMULATION RESULTS**

The system configuration shown in Fig. 1 is considered for simulation. The simulation study is carried out using MATLAB/SIMULINK. The system parameters are given in Table I.



**ISSN (Online) 2395-2717** 

1200Hz

International Journal of Engineering Research in Electrical and Electronic

**Engineering (IJEREEE)** Vol 2, Issue 8, August 2016

## A. Reactive Power Control



Fig. 5. Frequency response  $\Delta \hat{v}_{dc1}(s) / \Delta \hat{v} \delta_1(s)$ 



In this case reactive power is directly injected into the grid by setting the reference reactive current

component  $i_q$  at a particular value. Initially,  $i_q$  is

set at 0.5 p.u. At t = 2.0 s,  $i_q^*$  is changed to -0.5

p.u. Fig.7(a) shows the source voltage and converter current of the A-phase. Fig.7(b)

SIMULATION SYSTEM PARAMETERS	
Rated power	5MVA
Transformer voltage rating	11KV/400
AC Supply frequence f	50Hz
Inverter-1 DC link voltage $v_{dc1}$	659 V
Inverter-2 DC link voltage $v_{dc2}$	241 V
Transformer leakage resistance $x_1$	15%
Transformer resistance R	3%
DC link capacitances $c_1 \cdot c_2$	50 Mf

TABLE I SIMULATION SYSTEM PARAMETERS

Shows the dc-link voltages of two inverters. From the figure, it can be seen that the dc-link voltages of the inverters are regulated at their respective reference values when the STATCOM mode is changed from capacitive to inductive.

Switching frequence



Fig. 7. Reactive power control. (a) Source voltage and inverter current. (b) DC-link voltages of two inverters.



**ISSN (Online) 2395-2717** 

International Journal of Engineering Research in Electrical and Electronic Engineering (IJEREEE)

Vol 2, Issue 8, August 2016



Fig. 8. Load compensation. (a) Source voltage and inverter current. (b) DC-link voltages of two inverters.

#### **B.** Load Compensation

In this case, the STATCOM compensates the reactive power of the load. Initially, STATCOM is supplying a current of 0.5 p.u. At  $t \Box 2.0$  s, the load current is increased so that STATCOM supplies its rated current of 1 p.u. Fig. 8(a) shows source voltage and converter current while Fig. 8(b) shows the dc-link voltages of two inverters. The dc-link voltages are maintained at their respective reference values when the operating conditions are changed.

## C. Operation During the Fault Condition

In this case, a single-phase-to-ground fault is created at  $t \square 1.2$  s, on the A-phase of the HV side of the 33/11-kV transformer. The fault is cleared after 200 ms. Fig. 9(a) shows voltages across the LV side of the 33/11-kV transformer. Fig. 9(b) and (c) shows the  $d \square q$  axes components of negative-sequence current of the converter. These currents are regulated at zero during the fault condition.



component ign .

### VI. CONCLUSION

DC-link voltage balance is one of the major issues in cascaded inverter-based STATCOMs. In this paper, a simple VAR compensating scheme is proposed for a cascaded two-level inverter- based multilevel inverter. The scheme ensures regulation of dc-link voltages of inverters at asymmetrical levels and reactive power compensation. The performance of the scheme is validated by simulation and experimentations under balanced and unbalanced voltage conditions. Further, the cause for instability when there is a change in reference current is investigated. The dynamic model is developed and transfer functions are derived. System behavior is analyzed for various operating conditions. From the analysis, it is inferred that the system is a non-minimum phase type, that is, poles of the transfer



function always lie on the left half of the -plane. However, zeros shift to the right half of the -plane for certain operating conditions. For such a system, oscillatory instability for high controller gains exists.

## REFERENCES

[1] H. P.Mohammadi and M.T.Bina, "A transformer lessmedium voltage STATCOM topology based on extended modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1534–1545, May 2011.

[2] X. Kou, K. A. Corzine, and M. W. Wielebski, "Overdistention operation of cascaded multilevel inverters," *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp. 817–824, May/Jun. 2006.

[3] K. K. Mohaptra, K. Gopakumar, and V. T. Somasekhar, "A harmonic elimination and suppression scheme for an open-end winding induction motor drive," *IEEE Trans. Ind. Electron.*, vol. 50, no. 6, pp. 1187–1198, Dec. 2003.

[4] Y. Kawabata, N. Yahata, M. Horii, E.Egiogu, and T. Kawabata, "SVG using open winding transformer and two inverters," in *Proc., 35th Annual IEEE Power Electron. Specialists Conf.*, 2004, pp. 3039–3044.

[5] S. Ponnaluri, J. K. Steinke, P. Steimer, S. Reichert, and B. Buchmann, "Design comparison and control of medum voltage STATCOM with novel twin converter topology," in *Proc.*, 35th Annu. *IEEE Power Electron. Specialists Conf.*, 2004, pp. 2546–2550.